Regviz

Silicon Labs /SiM3_NRND /SIM3L167_C /DMACTRL_0 /BERRCLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BERRCLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/SiM3_NRND/SIM3L168_A/DMACTRL_0/BERRCLR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ERROR)ERROR

Description

Bus Error Clear

Fields

ERROR

DMA Bus Error Clear.

1 (CLEAR): Read: 0: DMA error did not occur. 1: DMA error occurred since the last time ERROR was cleared. Write: 0: No effect. 1: Clear the DMA error flag.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data